Corrected Sheet 3 of 4

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE ATTY. DOCKET NO. SERIAL NO. 114596-26-0051BS 09/666,110 APPLICANT

INFORMATION DISCLOSURE CITATION

(Use several sheets if necessary)

Korbin S. VAN DYKE, et al. FILING DATE GROUP ART UNIT

			September 20, 20	00	2183		
U.S. PATENT DOCUMENTS							
EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE	
RE	6,381,628	04/30/2002	Hunt	709	201	Nov. 20, 1998	
	6,381,735	04/30/2002	Hunt	717	158	Nov. 20, 1998	
	6,453,292	09/17/2002	Ramaswamy	704	235	Oct. 28, 1998	
	6,470,442	10/22/2002	Arimilli	712	32	Jul. 30, 1999	
	6,473,846	10/29/2002	Melchior	711	170	Jun. 16, 2000	
	6,549,930	04/15/2003	Chrysos	709	104	Nov. 26, 1997	
	6,557,094	04/29/2003	Pechanek	712	209	Sep. 28, 2001	
	6,560,693	05/06/2003	Puzak	712	207	Dec. 10, 1999	
	6,591,414	07/08/2003	Hibi	717	151	Oct. 3, 1997	
RUE	6,631,518	10/07/2003	Bortnikov	717	158	Mar. 19, 1997	
\							
OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Papers, Etc.)							
RUE	Sensitive Prof	Ammons, Ball and Larus: Exploiting Hardware Performance Counters with Flow and Context Sensitive Profiling, Proceedings of the ACM SIGPLAN 1997 Conference on Programming Language Design and Implementation, pp. 85-96 (1997)					
	Dean, ProfileN	Dean, ProfileMe: Hardware Support for Instruction-Level Profiling on Out-of-Order Processors," IEEE 1997, pp. 292-302					
	Structural Prog	Reiner W. Hartenstein, Jürgen Becker: Performance Analysis in CoDe-X Partitioning for Structural Programmable Accelerators; Proc. of 5th Int'l Workshop on Hardware/Software Co-Design CODES/CASHE '97, Braunschweig, Germany, p. 141 (March 1997)					
	Hollingsworth Transactions o	Hollingsworth, Critical Path Profiling of Message Passing and Shared-Memory Programs, IEEE Transactions on Parallel and Distributed Systems vol. 9, no. 10, pp. 1029-1040 (October 1998)					
	Intel Corporati 2-20	Intel Corporation, Intel Processor Family Developer's Manual (1997), pages 1-1 to 1-6, 2-1 to					
	Intel Corporation Programming	Intel Corporation, Intel Processor Family Developer's Manual (1997), vol. 3 (Architecture and Programming Manual), pages 3-1 to 3-3, 3-10 to 3-13, 12-1 to 12-27, 14-1 to 14-30					
	Jones, Puzzlin	Jones, Puzzling with Microcode, ACM SIGARCH Computer Architecture News, vol. 11, no. 5, pp. 8-12 (1983)					
RIE	Kim and Tyson: Analyzing the Working Set Characteristics of Branch Execution, Proceedings of the 31st Annual ACM/IEEE International Symposium on Microarchitecture, pp. 49-58 (Dec. 1998)						
EXAMINER Pichard Ellis DATE CONSIDERED 12/20/2004 RECEIVED						CEIVED	

JUL 0 2 2004

Technology Center 2100

JUN 2 8 2004 \$

Corrected Sheet 4 of 4 2 of 2

			201 0				
FORM PTO 1449	U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTY. DOCKET NO. 114596-26-0051BS	SERIAL NO. 09/666,110				
	ΓΙΟΝ DISCLOSURE CITATION	APPLICANT					
	(Use several sheets if necessary)	Korbin S. VAN DYKE, et al. FILING DATE GROUP ART UNIT					
	(Ose several silvers in necessary)	September 20, 2000	2183				
	OTHER DOCUMENTS (Including A		<u> </u>				
RUE	M. Lipasti and J. Shen. Exceeding the Data-Flow Limit Via Value Prediction, 29th International Symposium on Microarchitecture, pages 226-237, IEEE (Dec. 1996)						
	Magnusson and Werner, Efficient Memory Simulation in SimICS, Proceedings of the 28th Annual Simulation Symposium, IEEE, pp. 62-73 (1995.						
	Mueller, Rustagi and Baker: MiThOS - A Real-Time Micro-Kernel Threads Operating System, IEEE Real-Time Systems Symposium 1995: pp. 49-55 (1995)						
	Park et al., Evaluation of Scheduling Techniques on a SPARC-Based VLIW Testbed, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, pp. 104-113 (1997)						
	Parkinson and Parameswaran, Profiling in the ASP Codesign Environment, Proceedings of the 8th International Symposium on System Synthesis, Cannes, France, p.128-133 (Sept. 1995)						
	Rizvi et al., Execution-Driven Simulation of a Superscalar Processor, IEEE Proceedings of the 27th Annual Hawaii International Conference on System Sciences, pp. 185-194 (1994)						
RE	Veen: Dataflow Machine Architecture, ACM Computing Surveys vol. 18 no. 4 pp. 365-96 (December 1986)						
		RECEIVED					
			JUL 0 2 2004				
		Te	chnology Center 2100				
	<u> </u>		<u> </u>				
EXAMINER Dichard Ellis DATE CONSIDERED 17/70/2004							